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Abstract—In this paper a self-oscillating Σ∆ modulator is
presented. By introducing this self-oscillation in the system, the
loop filter operates at a speed significantly lower than dictated
by the clock frequency. This allows for a simple and power
efficient design of the opamps used in the loop filter. The self-
oscillation is induced here by introducing a controlled delay in the
feedback loop of the modulator. A second order CMOS prototype
was constructed in a 0.18µm technology. A clock frequency of
850 MHz generates a self-oscillation mode at 106.25 MHz. The
modulator achieves a dynamic range (DR) of 66 dB for a signal
bandwidth of 5 MHz. The power consumption is only 6 mW and
the chip area of the modulator core is 0.025 mm2.
I. INTRODUCTION
Σ∆ modulators are known to realize high resolution analog-
to-digital (A/D) converters. To increase the bandwidth and
reduce the power consumption of these converters, continuous-
time (CT) Σ∆ modulators have proven to be a good solution.
In contrast to discrete-time (DT) Σ∆ modulators, here the
unity gain-bandwidths (GBWs) of the opamps used in the loop
filter only have to exceed the sample frequency fs by a factor
2 or less. This way higher sample frequencies can be used and
the bandwidth can be extended into the wide MHz range.
To achieve these high bandwidths, usually a low oversam-
pling ratio (OSR) is combined with a multibit quantizer [1],
[2]. However, as the number of comparators rises exponen-
tially with the number of bits in a flash quantizer, this increases
both chip area and circuit complexity [3]. Furthermore, also a
multibit digital-to-analog converter (DAC) has to be included.
As this DAC is situated in the feedback path its linearity
must at least be equal to the modulator’s resolution. Therefore
typically dynamic element matching (DEM) techniques are
required. CT Σ∆ modulators are also sensitive to clock jitter
when using non-return-to-zero (NRZ) or return-to-zero (RZ)
pulses in the feedback DAC. This gives rise to extra jitter noise
in the signal band [4].
Recently, time-encoding has shown to be a promising tech-
nique to avoid multibit quantization [5], [6]. The input is
thereby encoded into the output signal through pulsewidth
modulation. For this purpose we consider a CT Σ∆ modulator
which operates in a self-oscillating mode in this paper. The
self-oscillating frequency is an integer fraction of the sample
frequency fs. It is controlled by introducing a digital delay
in the feedback path. This way the system globally works
at a much lower speed than fs and the opamp GBWs are
significantly relaxed. Jitter sensitivity is also heavily reduced
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Fig. 1. Block diagram of a delay-based self-oscillating Σ∆ modulator.
as the feedback DAC signal toggles at a lower rate. Also, only
a 1-bit quantizer (comparator) and feedback DAC are required.
II. DELAY-BASED SELF-OSCILLATING
CT Σ∆ MODULATOR
Fig. 1 shows the basic architecture for the delay-based self-
oscillating Σ∆ modulator. It consists of a loop filter H(s),
a comparator clocked at fs, a single-bit feedback DAC and
a digital delay of d clock cycles. In [7] a similar system is
presented, except for the fact that a hysteresis based compara-
tor is used to induce self-oscillation in the Σ∆ loop. However,
the rest of the analysis made there remains valid for the delay-
based modulator.
The system shown in fig. 1 is non-linear due to the presence
of the comparator and therefore hard to analyze. In [8] the
describing-function theory is proposed as a way to linearize
these systems. The system is described by considering the
behaviour for a superposition of different kinds of signals
at the comparator input. For each type of these signals the
comparator is linearized. In this case the comparator input
can contain two types of signals: a first contribution from the
self-oscillating output and a second contribution originating
from the input signal Vin(s).
A. System Behaviour for the Self-Oscillation Mode
We assume a zero input when investigating the system
behaviour for the self-oscillation mode. The output signal is
then a square wave signal of frequency fc. This signal is low-
pass filtered through the loop filter H(s). Therefore only the
first order harmonic is accounted for in fig. 1. A sine wave with
amplitude A and frequency ωc = 2pifc appears at the input of
the quantizer. In [8] it is now stated that the quantizer can be
replaced by a linear gain which depends on the amplitude A
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Fig. 2. Behaviour of the system for the self-oscillation.
of this sine wave (see fig. 2). The equivalent comparator gain
equals:
GC,SO =
4
piA
(1)
As we now have a fully linear loop, the digital delay can be
replaced by analog phase shift e−sdTs . A neccessary condition
for the sine wave to reappear at the input of the comparator
is now that the combination of the loop filter, the delay, the
DAC pulse and the sampler give rise to a 180 ◦phase shift
for the frequency fc. Due to the presence of the sampler the
oscillation frequency can only be an integer fraction of the
sample frequency [7]. This condition results in a solution for
A, the amplitude of the self-oscillating signal, which can be
used to determine the equivalent comparator gain.
B. System Response to the Input Signal
A linearization of the comparator can also be performed
when considering the contribution of the input signal to the
comparator input. The assumption made here is that the input
signal is very low-frequent compared to the self-oscillation,
so that the contribution of the input signal in fig. 1 can be
considered to be a DC value C. The equivalent comparator
gain now equals:
GC,in =
2
piA
(2)
This is only half the value as it was for the self-oscillation
mode and is still dependent on the amplitude A of the self-
oscillating signal. In fig. 3 the situation is depicted. The
input now modulates the self-oscillation in pulsewidth. As the
sampler is still present, the pulsewidth can only be modulated
in discrete steps of the sampling period Ts. This can be
seen as a quantization error similar to a conventional multibit
quantizer. The presence of the low-pass loop filter makes sure
this quantization error is suppressed in the signal band.
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Fig. 3. Behaviour of the system for the low-frequency input signal.
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Fig. 4. Block diagram of the self-oscillating Σ∆ modulator.
C. Comparison to a Conventional Σ∆ Modulator
An interesting point of view is the comparison of this system
to a conventional Σ∆ modulator. As already stated when
applying zero input the system generates a self-oscillating
signal of frequency fc. This can be seen as a limit cycle
generated by a conventional Σ∆ modulator operating at a
clock frequency of 2fc. An equivalent OSR can be determined
for the signal bandwidth fb:
OSR =
fc
fb
(3)
The pulsewidth modulation of the self-oscillating output by
the input signal can be seen as an equivalent multibit quantizer
with a number of levels equal to fsfc .
III. SYSTEM LEVEL DESIGN
In fig. 4 the block diagram of the implemented system is
shown. It consists of a second order loop filter with local
feedback for zero spreading. The self-oscillation frequency,
which is at a relative high frequency compared to the integrator
coefficients, is mainly determined by the first-order inner loop.
One unit delay is introduced to supply enough phase shift
for oscillation at fs8 . This way, when applying zero input,
the output signal only toggles once every 4 clock cycles. The
outer loop has a half clock cycle delay to relax the settling of
the comparator. Also, a uniform 4-tap finite-impulse-response
(FIR) DAC is included here:
HFIRDAC(z) =
1
4
(
1 + z−1 + z−2 + z−3
)
(4)
Jitter sensitivity is further reduced this way. Finally, a feed-in
path from the input is also present to reduce to output swing
of the first integrator.
As such the system behaves similar to a conventional Σ∆
modulator with clock frequency fs4 and a 3-bit quantizer. The
signal bandwidth fb is fixed at fs170 . The equivalent OSR
becomes 21.25. The resulting system parameters are shown
in table I.
A simulated output spectrum is shown in fig. 5. A -4.3 dB
input relative to full scale (dBFS) is applied. The input
frequency equals fb5 . The edge of the signal band and the
3TABLE I
SELF-OSCILLATING Σ∆ MODULATOR SYSTEM PARAMETERS
Parameter System level value Circuit level value
c1 0.05fs 42.5 MHz
c2 0.05fs 42.5 MHz
g 0.0046 0.0046
fs 850 MHz
fc fs/8 106.25 MHz
fb fs/170 5 MHz
OSR 21.25 21.25
nominal oscillation frequency are indicated by the two vertical
lines. Clearly the output contains a lot of content around the
oscillation frequency. Due to the pulsewidth modulation of
the oscillation mode by the input, spectral broadening appears
around fs8 . The resulting signal-to-noise ratio (SNR) equals
64.5 dB. Because of the nonlinear nature of the system, a third
order harmonic is also present at -78 dB relative to the carrier
(dBc).
IV. CIRCUIT LEVEL DESIGN
A CMOS prototype is designed in a 0.18µm technology.
A clock frequency of 850 MHz is chosen, based on the
minimum required settling time for the comparator. This way
the oscillation frequency fc equals 106.25 MHz and the signal
bandwidth fb equals 5 MHz. All the actual values of the
significant system parameters on the circuit level can also be
found in table I.
The system is implemented using fully differential circuits.
The integrators are formed with active-RC feedback opamps.
Due to the resistive loads a two-stage Miller compensated
opamp topology is used for both integrators. Fig. 6 shows the
schematic of this opamp. A series resistor Rz is included with
the compensation capacitor CC to cancel the effect of a right-
halfplane zero. The common-mode feedback (CMFB) control
signal is applied at the NMOS transistors in the first stage.
The common-mode voltage is sensed with a resistive voltage
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Fig. 5. Simulated output spectrum for a -4.3 dBFS input signal at fb/5.
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Fig. 6. Miller compensated two-stage operational amplifier used for the
integrators.
divider at the outputs (not shown in fig. 6) and compared to
a reference value using an auxiliary amplifier.
The feedback signals are implemented using resistive DACs.
They are digitally controlled by standard cell flipflops. The
comparator is implemented as a pre-amplifier followed by a
latch. The pre-amplifier is a simple PMOS differential pair
loaded with ordinary active load NMOS transistors, very
similar to what was used in [9].
V. EXPERIMENTAL RESULTS
Fig. 7 shows a microphotograph of the prototype chip
fabricated in a single-poly six-metal layer 0.18µm digital
CMOS process. The modulator core area is only 0.025 mm2.
The power consumption is 6 mW from a 1.8 V supply voltage
for fs equal to 850 MHz. 85 % of the power is consumed in
the analog parts of the chip and only 15 % in the digital control
for the feedback DACs.
A measured output spectrum is shown in fig. 8. The input
conditions are equal to the ones from fig. 5 (-4.3 dBFS input
tone at 1 MHz). A full scale input corresponds to a sine wave
with an amplitude of 1.8 V. High correlation between the
measured spectrum and the simulated spectrum can be ob-
served. The resulting SNR equals 61.1 dB now. Also second-
order and third-order distortion appear at -57 dBc and -70 dBc
respectively. Especially the second-order distortion is worrying
as it limits the signal-to-noise and distortion ratio (SNDR)
of the modulator. Imbalance in the differential behaviour of
the system, more precisely rise and fall time issues in the
standard cell flipflops seemed to be the cause of this distortion.
However, this is a non fundamental problem which could be
fixed in future designs.
In fig. 9 the SNR, SNDR and the SNDR without the
inclusion of the second-order distortion is shown in function
Fig. 7. Microphotograph of the 0.18µm CMOS prototype.
4f (Hz)
am
p
li
tu
d
e
(d
B
F
S
)
103 104 105 106 107 108
-140
-120
-100
-80
-60
-40
-20
0
SNR=61.1 dB
H
D
2=
-5
7
d
B
c
H
D
3=
-7
0
d
B
c
Fig. 8. Measured output spectrum for a 1 MHz, -4.3 dBFS input signal.
of the input amplitude. The peak SNR of 61.1 dB is found
for the -4.3 dBFS input. Even for a full scale input the SNR
is still 50,2 dB. However, distortion becomes quite large then,
which lowers the SNDR to 41.8 dB. As one can see second-
order distortion is clearly dominant as the SNDR already
starts dropping at much lower input signal levels compared
to the situation where second-order distortion was neglected.
The dynamic range of the modulator equals 66 dB which
corresponds to an 11-bit resolution. Based on the power
consumption we can estimate a figure of merit (FOM) for
our prototype:
FOM =
P
2fb2B
(5)
This FOM equals 360 fJ/conversion step for our design.
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VI. CONCLUSION
In this paper a second order self-oscillating Σ∆ modulator
fabricated in a 0.18µm CMOS process was presented. The
introduction of a controlled delay in the feedback loop causes
the system to oscillate at 106.25 MHz for a clock frequency
of 850 MHz. The modulator achieves a dynamic range (DR)
of 66 dB for a signal bandwidth of 5 MHz. This corresponds
to an 11-bit resolution. Due to the simplicity of the circuit,
the modulator core area is only 0.025 mm2. The power con-
sumption of the modulator is 6 mW resulting in a FOM of
360 fJ/conversion step.
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